Node 5 6 7 8 9 10 11 12 13 14 15 Matched node to extra Matched node to unmatched layout and schematic devices Other unmatched layout devices Other unmatched schematic devices Device subtype mismatch (ntype, ptype, etc.) Device size (W, L) mismatch MOS reversibility error Device substrate connection mismatch Device power connection mismatch(multi-power supply situation Reduced layout parallel MOS devices Filtered out layout MOS devices Node Dev., Node Dev. --- Dev. Dev. Dev. Dev. Dev. Dev. Dev. X X --- X X X X X X --- --- *×¢£ºÒÔϽ²µÄÆ¥Åä±íʾ½Úµã¿ÉÒÔ±»·ÖÅ䣻¶ÔÓ¦±íʾµç·Óë°æÍ¼Ò»Ö¡£
ÀàÐÍ1£º
³õʼ½ÚµãûÓÐÁ¬½Óµ½Æ÷¼þ¡£
ͼÀý±íʾÒòµç×è»òPADÉϵÄtxtûÓб»Ê¶±ð¶øÒýÆðµÄ´íÎó¡£
ÀàÐÍ2£º
Æ÷¼þÆ¥Å䣬Æ÷¼þµÄ½ÚµãÒ»²¿·ÖÆ¥Å䣬һ²¿·Ö²»Æ¥Åä¡£
ͼÀý±íʾÆ÷¼þÆ¥Å䣬µ«ÓÐA3µãûÓжÔÓ¦¡£
ÀàÐÍ3£º
Æ÷¼þ¼°½ÚµãÆ¥Å䣬µ«²»Ïà¶ÔÓ¦¡£
ͼÀý±íʾ½Úµã¿ÉÒÔʶ±ð£¬µ«±Ë´Ë²»Ïà¶ÔÓ¦¡£
ÀàÐÍ4£º
¶îÍâlayoutÆ÷¼þÁ¬½Óµ½¹Ø¼ü½Úµã£¬Ê¹µÃÆ÷¼þÊýÄ¿²»Ïà¶ÔÓ¦¡£
ͼÀý±íʾ°æÍ¼ÒýÆðÆ÷¼þÊýÄ¿²»¶ÔÓ¦¡£
ÀàÐÍ5£º
¶îÍâschematicÆ÷¼þÁ¬½Óµ½¹Ø¼ü½Úµã£¬Ê¹µÃÆ÷¼þÊýÄ¿²»Ïà¶ÔÓ¦¡£
ͼÀý±íʾµç·ÒýÆðµÄÆ÷¼þÊýÄ¿²»¶ÔÓ¦¡£
ÀàÐÍ6£º
һЩschematicÆ÷¼þÁ¬½Óµ½¹Ø¼ü½Úµã£¬µ«ÒòΪÁ¬½ÓµÄ½Úµã²»Í¬µ¼Ö²»Ïà¶ÔÓ¦¡£
ͼÀý±íʾ½Úµã¿ÉÒÔʶ±ð£¬µ«Á¬½Óµ½¹Ø¼üµãA7µÄÆ÷¼þ±Ë´Ë²»¶ÔÓ¦¡£
ÀàÐÍ7£º
¶àÓàµç·¡¢²»ÄÜ»ñµÃµÄÈκγõʼÏà¹Ø½Úµã¶Ô¡¢ÔËËãÍ£Ö¹¶øÃ»Óб»²éÕÒµ½µÄÏà¹Ø½ÚµãÖв»Æ¥ÅäµÄlayoutÆ÷¼þÊǸ÷×ÔÍêÈ«¶ÀÁ¢µÄ¡£
ÀàÐÍ8£º
´Ó¶àÓàµç·¡¢²»ÄÜ»ñµÃµÄÈκγõʼÏà¹Ø½Úµã¶Ô¡¢ÔËËãÍ£Ö¹¶øÃ»Óб»²éÕÒµ½µÄÏà¹Ø½ÚµãÖв»Æ¥ÅäµÄschematicÆ÷¼þÊǸ÷×ÔÍêÈ«¶ÀÁ¢µÄ¡£
ÀàÐÍ9£º
Á½¸öÆ¥ÅäµÄÆ÷¼þ£¬Àà±ð²»¶ÔÓ¦¡£
ͼÀý±íʾÆ÷¼þÀàÐͲ»¶ÔÓ¦¡£
ÀàÐÍ10£º
LayoutÆ÷¼þ³ß´çÓëschematic²»Ïà¶ÔÓ¦¡£
ͼÀý±íʾÆ÷¼þ³ß´ç²»¶ÔÓ¦¡£
ÀàÐÍ11£º
layout MOS Æ÷¼þÊä³öµÄÎïÀí¶¨Î»ÓëschematicsµÄ²»Ïà¶ÔÓ¦¡£
ͼÀý±íʾgateÁ¬½Ó˳Ðò²»¶ÔÓ¦¡£
ÀàÐÍ12£º
MOSµÄ³Äµ×Á¬½ÓÓëschematics²»Ïà¶ÔÓ¦¡£
ͼÀý±íʾsubÁ¬½Ó²»¶ÔÓ¦¡£