verilog HDL中wire和reg的区别